This contribution presents a full MMIC chip set, transmit and receive RF frontend and data transmission experiments at a carrier frequency of 300 GHz and with data rates of up to 64 Gbit/s. The radio is dedicated to future high data rate indoor wireless communication, serving application scenarios such as smart offices, data centers and home theaters. The paper reviews the underlying high speed transistor and MMIC process, the performance of the quadrature transmitter and receiver, as well as the local oscillator generation by means of frequency multiplication. Initial transmission experiments in a single-input single-output setup and zero-IF transmit and receive scheme achieve up to 64 Gbit/s data rates with QPSK modulation. The paper discusses the current performance limitations of the RF frontend and will outline paths for improvements in view of achieving 100 Gbit/s capability.
Introduction
The rapidly growing interest in Terahertz (THz) wireless communication is fueled by the continued increase in global data traffic. This trend results in the need for massive data rate enhancement in all branches of the information and communication infrastructure, from the backbone network to the end user devices. The high available bandwidth, both in technical and in regulatory terms, coupled to the performance enhancements of modern semiconductor technologies, motivates the implementation of transmit and receive frontends operating at and above 300 GHz, a frequency range commonly referred to as "Terahertz", or, strictly speaking, the sub-millimeter wave frequency range. Due to the enormous free space path loss and the limited transmit power from solid-state electronic and photonic sources at such elevated frequencies THz wireless communication links are highly directive, as soon as distances of a few meter up to hundreds of meters are required. A wealth of applications is awaiting the technologies capable of realizing THz communication links with reasonable size and weight factors and in a commercially viable fashion. Among the most prospective applications of THz links are front-and backhauling of base stations in urban pico-and femto cells Reported data rates and distances for wireless links operating at carrier frequencies at or above 300 GHz.
for highly directive, long range links of up to several hundreds of meters, reconfigurable links in smart office, data center and home theatre scenarios for medium transmission ranges on the order of tens of meters, and small range transmission below one meter in data kiosks and machine-tomachine communication.
Very impressive results have been demonstrated using radio frontends implemented in photonic and active electronic technologies [1] - [6] . Based on an Indium-Phosphide (InP) double hetero-junction bipolar transistor (DHBT), [7] showed a transmission of 50 Gbit/s in an on-chip back-toback setup. In [8] , an InP DHBT fully integrated 300 GHz transceiver MMIC is presented. In previous work our group has demonstrated the transmission of 64 Gbit/s over 850 m [9] and 96 Gbit/s over 6 m [10] using a 240 GHz carrier frequency and an MMIC frontend based on GaAs metamorphic high electron mobility transistor (mHEMT) technology. Figure 1 illustrates the state of the art in submillimeter-wave wireless links, operating at or above a carrier frequency of 300 GHz, and employing both optoelectrical and pure electrical signal generation.
In this paper, we report on a 64 Gbit/s point-to-point link operating at a center frequency of 300 GHz, using highly integrated transmit and receive MMICs. The chip set is realized in a GaAs-based 35 nm mHEMT technology and associated MMIC process [11] . The transistors achieve cutoff frequencies f T and f max of more than 500 GHz and 1000 GHz, respectively.
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Technology
Due to the outstanding low noise characteristics and excellent high frequency performance of high indium content channel HEMTs [12] , [13] , they were the technology of choice for the implementation of the presented Rx and Tx MMICs. A metamorphic approach on 4 semi insulating substrates is used for the epitaxial growth of the In 0.8 Ga 0.2 As/InAlAs device heterostructure. The lattice parameter of the GaAs substrate is transferred to that of InP by using a 1 µm thick quaternary InAlGaAs buffer layer.
Low resistance ohmic contacts, a 250 nm reduced gatesource distance and an optimized gate cross section are implemented in the process for an improved RF transistor performance. The PtTiPtAu gate as shown in Fig. 2 is defined with two separate electron beam lithography layers. In the first step a 35 nm PMMA 950 K resist opening is transferred in a SiN layer by dry etching. On top of the etched SiN trench, a 100 nm T-gate is defined in a three layer PMMA resist stack with an overlay accuracy better than 30 nm. During the gate evaporation, after recess etching, the SiN opening acts as a shadow mask for the metal. The gate is encapsulated in low-k BCB to reduce parasitic capacitances. An additional gate head is created by using the first metal interconnect layer on top of the e-beam written gate. This additional gate head reduces the gate line resistance which is important for high f max and low noise figures. Some electrical transistor parameters are listed in Table 1 .
With increasing operating frequency and complexity of the MMICs the passive elements become more important. The technology provides up to four separate interconnection metal layers, 50 Ω/sq thin film resistors and MIM capacitors. The interconnect layers are separated by BCB, except the 2.7 µm thick Au plated top layer that realizes an air bridge technology. The sheet resistances of the metal layers are 0.8, 0.1, 0.1 and 0.008 Ω/sq, respectively.
To suppress substrate modes, the 4 wafers are thinned down to a substrate thickness of 50 µm. Through-substrate vias are dry etched and the wafers are gold plated on the backside. An additional backside lithographic layer allows wet etching of the gold within the dicing streets. After onwafer measurements, the 50 µm thick substrates are transferred on tapes and then they are laser diced to enable easy separation of multi project mask layouts. An automatic picking tool deposits the MMICs either in waffle packs or Gel-Paks R .
MMIC Chip Set
The analog frontend is built from three core MMICs: the transmitter (Tx), receiver (Rx) and local oscillator (LO) frequency multiplier (Fig. 3) . The Tx and Rx integrate a 300 GHz fundamental mixer, 100 to 300 GHz frequency tripler and 300 GHz RF postand pre-amplifier stage, respectively. The LO frequency multiplier cascades three multiplication stages to provide a 100 GHz output from an 8.333 GHz input in X-band. Figure 4 shows the functional blocks of the transmit MMIC. The LO path consists of a frequency tripler from 100 to 300 GHz followed by a two-stage buffer amplifier. A singlebalanced quadrature resistive FET mixer is used as an upconverter stage. The RF is post-amplified by a three-stage medium power amplifier, whose final stage uses a balanced topology to combine the power of two parallel amplifier branches. All amplifier stages employ cascode gain cells. The 90
Transmit MMIC
• couplers in the mixer and power amplifier stages are implemented as tandem-X couplers, featuring a simulated operating frequency range from 280 to 360 GHz, an insertion loss of 1 dB and output port phase relation of 88
• to 91
• [14] . The couplers' isolated ports are terminated by integrated thin-film 50 Ω resistors, except for the couplers on the drain side of the resistive FET mixer cells, where the quadrature IF signals are applied. The equal length coplanar transmission lines TRL I and TRL Q preserve the phase balance of the IF signals and route the broadband signals to the contact pads of the mixer cells.
Receive MMIC
The receiver (Fig. 5) uses the identical sub-circuits for LO generation and mixing as the transmit MMIC. The singlebalanced quadrature resistive FET mixer, now being used as a down-converter, is preceded by a four-stage low-noise pre-amplifier stage in the receiver.
LO Frequency Multiplier
The Rx/Tx subharmonic LO signal of 100 GHz is generated by a broadband multiplier-by-12 MMIC (X12) similar to [15] . It is composed of a frequency doubler stage, followed by a tripler and another doubler stage. The center frequency of the designed MMIC is adjusted to 100 GHz corresponding to an input frequency of 8.333 GHz. The measured output power transfer characteristic of the packaged MMIC is depicted in Fig. 6 from 85 to 110 GHz for different input power levels. At an input power of 0 dBm, the X12 MMIC can be operated from 93 to 107 GHz with an output power of better than −4 dBm. The suppression of spurious harmonics is better than 40 dBc at 100 GHz, where the 11 th and 13 th harmonics are the most critical ones. The output signal of the X12 MMIC is amplified by an additional broadband medium power amplifier MMIC to provide the required drive levels to the frequency triplers in the RX and TX MMICs. The measured output power and gain of the packaged amplifier MMIC at its center frequency of 100 GHz is depicted in Fig. 7 . An output power of up to 15 dBm can be achieved. The gain-defined bandwidth is measured to be 20 GHz, compatible with the bandwidth of the X12 MMIC.
Waveguide Modules
All MMICs of the 300 GHz chip set are packaged in split- block waveguide modules. The MMIC-to-waveguide transitions are realized by quartz substrates, thinned down to the thickness of the MMICs, which is 50 µm. For this reason, ultra-short wedge-wedge bond wire connections can be placed between the MMIC bond pad and the microstrip transmission lines used on the quartz substrate. The rectangular waveguide mode is coupled by an E-plane probe to the microstrip mode. The insertion loss of a single transition is estimated to be better than 1.2 dB from 220-330 GHz [16] .
The insight view of a 300 GHz Tx module is shown in Fig. 8 . V-connectors and a liquid crystal polymer (LCP) substrate provide the Tx MMIC with the I and Q baseband data signals. A bandwidth of 50 GHz was measured for the IF path up to the MMIC. The LO (100 GHz) and RF signals (300 GHz) use a rectangular waveguide interface to connect to the X12 multiplier module respectively the transmit antenna.
The performance of the Rx and Tx MMICs packaged in the split block modules is characterized under continuous wave (CW) excitation. The presented results, summarized in Fig. 9 and Fig. 10 , are obtained with a spectrum analyzer calibrated by power meter reference measurements. For the Tx module characterization, the spectrum analyzer operating frequency is extended by frequency extension modules. The power calibration refers the performance to the rect- angular waveguide and V-connector interfaces, respectively. The LO signal at 100 GHz is provided by the X12 modules and the presented 100 GHz amplifier, also calibrated beforehand by power meter measurements.
The measured output power of the 300 GHz Tx module starts to saturate at −7 dBm. In this case, the IF frequency is set to 100 MHz. The lower and upper side bands are depicted for the case when the I-channel is used and the Qchannel is unconnected. The identical power levels are observed when the Q-channel is used and the I-channel is unconnected. The transmitted residual local oscillator power is less than −15 dBm in the operation region of interest which means when the IF power level exceeds −10 dBm.
The measured conversion gain (CG) of the Rx module has a linear slope of approximately 2.5 dB/10 GHz up to 40 GHz, both for the I and Q channel. Due to the waveguide band limit of the RF signal source at 325 GHz, the upper sideband cannot be fully characterized up to an IF frequency of 40 GHz. The I and Q channel performance agrees very well within the measurement uncertainties. The almost constant gain slope of approx. 0.25 dB/GHz in the receiver conversion gain is mainly due to the frequency-dependent loss of the microstrip line on the quartz substrate forming the transition from the MMIC to the IF connectors (cp. Fig. 8 ). Note that an identical slope is expected in the Tx module. Together with the IQ phase and magnitude imbalance this frequency characteristic will limit the achievable baud rate and the use of multi-level amplitude modulation formats.
Performance Estimation
Link Budget
With the Tx module performance discussed above, a maximum transmit power of −7 dBm per sideband together with an effective IF-bandwidth of at least 32 GHz can be achieved with digital baseband equalization. The measured noise figure of the LNA itself is 6.5 dB with a small-signal gain of 25 dB [17] . The downconverter's conversion gain is approximately −19 dB. This results in an estimated receiver noise figure of 6.7 dB.
According to the link budget in Table 2 , when using a pair of horn antennas with a measured gain of 24.2 dBi each, a signal with an RF bandwidth of 64 GHz can be transmitted over a distance of 2.4 m with a resulting SNR of approximately 10 dB.
Frontend Imperfections
Applying the theory developed in [18] to systems operating in the submillimeter-wave regime it can be shown that the accumulated phase error caused by the LO's phase noise is the dominating signal distortion effect. The signal source used in the link setup shown here, provides a noise floor of better than −130 dBc/Hz at a frequency of 100 GHz. After the internal frequency multiplication by three, the noise floor seen by the mixer translates into −120.5 dBc/Hz. A phase error rms of 0.1342 rad can be calculated for a modulation bandwidth of 10 GHz.
The values for the I/Q-amplitude imbalance are obtained from the MMIC on-wafer measurements. The Tx shows an imbalance of 0.6 dB, averaged over a bandwidth of 10 GHz. The Rx imbalance over the same bandwidth is measured to be 0.4 dB. A measurement of the I/Q-phase imbalance cannot be performed with the available measurement equipment. Therefore, the values for both the Tx and Rx phase imbalance are extracted from S-parameter measurements of the 90
• -hybrid used to realize the quadrature up-and down-converters. This is a viable approach, since the hybrid is assumed to introduce the largest phase deviation.
Using the above frontend imperfections and the EVM estimation algorithms shown in [18] , the expected performance of the 300 GHz wireless system can be evaluated. The results of this estimation in terms of EVM versus the SNR at the receiver are shown in Fig. 11 . First, the measured MMIC performance is taken into account. To further determine the influence of the different imperfections, in a second approach ideal MMICs, i.e. without I/Q-imperfections are assumed and in the last one, the actual MMIC perfor- Fig. 11 Performance estimation of the 300 GHz link taking into account measured IQ imbalance and LO phase noise ("real"), ideal IQ balance ("ideal") and zero LO phase noise ("no PN").
mance but with an ideal LO source, i.e. a source without phase noise, is considered. For all three cases, the EVM curve enters an error floor, for which even with increasing SNR the link performance remains nearly constant. This error floor is determined by the different imperfections. The EVM error floor without the presence of phase noise stems from the superposition of IQ phase and magnitude imbalance of the Tx and Rx modules. Without any imperfection of the analog frontend, the EVM in logarithmic terms would be equal to −SNR. From the difference between the curve with phase noise and no imperfection and the one without phase noise, it is obvious, that the system performance is dominated by the LO phase noise. Even if a redesign of the Tx and Rx MMICs would result in perfect I/Q-balance, only marginally system improvement would be achieved. Also, Fig. 11 shows, that a SNR improvement due to a changed system setup or increased transmit power would not necessarily result in a better system performance. A more detailed analysis of the impact of different frontend imperfections on the link quality will be reported in [19] . Figure 12 depicts the architecture of the realized 300 GHz wireless link experiment and the Tx and Rx analog frontend functional architecture. The LO-signal for the transmitter and receiver, i.e. the carrier frequency is generated by a highly stable signal synthesizer operating at 8.333 GHz. Employing a frequency multiplier chain with a multiplication factor of 36 translates the signal source's output signal to the desired 300 GHz.
300 GHz Transmission
Link Setup
A state-of-the-art arbitrary waveform generator (AWG) with an analog bandwidth of 20 GHz and a sample rate of 65 GS/s is used to generate the in-phase (I) and quadrature (Q) input signals for the transmitter. Pseudo random binary sequences (PRBS) are used as test signals. At the receiver side, the down-converted signal is amplified by phase-matched baseband amplifiers and captured by a stateof-the-art real-time oscilloscope (RTO) featuring an analog bandwidth of 32 GHz together with a sampling rate of 80 GS/s. The necessary carrier recovery is realized in the digital domain by the use of Keysight's vector signal analyzer software (VSA). This software is also used to demodulate the signals and evaluate the frontend's performance in terms of error vector magnitude (EVM). The directconversion approach allows for a large IF-bandwidth and, together with quadrature up-and down-conversion, it is also capable of transmitting bandwidth-efficient complex modulated data signals. Figure 13 shows the complete measurement setup used in the transmission experiments. Figure 14 shows the transmitter module chain in more detail. The LO signal at 8.333 GHz is fed to the multiplier module at a power level of −6.5 and −6.0 dBm at the Tx and Rx, respectively. To achieve the optimum drive power level for the transmit module, a medium power amplifier (MPA) and WR-10 waveguide attenuator are employed. A WR-10 power meter is used to adjust the LO power level to the optimum value of 4 dBm.
Receiver Sensitivity
In order to estimate the receiver sensitivity, an adjustable WR3 attenuator has been attached between the transmitter module and the antenna. For a distance of 0.25 m from the transmitter to the receiver the sensitivity in terms of EVM over the effective attenuation is depicted in Fig. 15 for a transmission of a QPSK signal with 2 GBd symbol rate. The effective attenuation is the sum of the antenna gains, the free space path loss and the additional attenuation from the waveguide attenuator. For higher attenuations the EVM increases because of the decreasing SNR, whereas for higher receive power levels the EVM increases due to nonlinearity effects. The optimum value of approx. 31.6 dB for the effective attenuation results from 70 dB of free space path loss, 2x24.2 dBi antenna gains and an additional attenuation of 10 dB. Assuming a total Tx power of −4 dBm by adding the power of both transmission sidebands (cp. Fig. 9 ), the corresponding optimum RF receive power is −35.8 dBm. Considering the single tone conversion gain of the Rx module, this value corresponds well to the total measured power of −27 dBm at the receiver's IF ports under optimum EVM conditions. 
64 Gbit/s QPSK Transmission
Measurements have been performed for various combinations of symbol rates, modulation formats and distances. With only a simple equalization filter in the VSA software a maximum data rate of 64 Gbit/s has been demonstrated for a QPSK modulation at 32 Gbd. The scatterplot of the QPSK is presented in Fig. 16 for a distance of 1 m. Clearly the four constellation points can be distinguished from each other so that a demodulation is possible. The EVM value is −9.65 dB. Even for an increased distance of 2 m the demodulation has still been possible. The transmission distance is limited due to constraints in cable lengths in the experimental setup. The symbol rate is limited by the maximum rate of the AWG. Taking this into account even longer transmission distances, in the order of some meters, or higher data rates are possible. A further improvement in terms of data rate may be possible with higher order modulation schemes, which have been recorded but need to be assessed.
Discussion and Outlook
From the study of performance limitations due to frontend imperfections, we derive that the presented link is limited mostly by LO phase noise. This will be even more critical when the low phase noise synthesizers that were used in the experiments are replaced by custom 8.333 GHz phase locked loop (PLL) based oscillator boards. A revision of the optimum oscillation frequency and LO multiplication factor may become necessary.
Output power and linearity enhancements in the Tx will allow for higher complexity modulation formats, as well as more relaxed requirements on beam directivity or an increase in the transmission distance, depending on the target application scenario. Most applications will require some form of beam-steering, ideally by electronic means, but mechanically steered antennas may also be a viable option. For many applications, the employed waveguide packaging technology will be prohibitively expensive, and has too high form and weight factors. Replacing the waveguide modules by packaging solutions based on LTCC or softboard approaches, will be a major step towards commercially viable Terahertz communication systems. Finally, the challenges in power-efficient baseband electronics for the real-time transmission of user data at speeds of up to 100 Gbit/s are enormous and will require significant advances beyond today's state of the art in digital signal processing.
Conclusion
The presented transmission of 64 Gbit/s QPSK at a 300 GHz carrier frequency by means of a MMIC-based analog Tx and Rx frontend validates the applicability of microwave wireless communication techniques to the sub-millimeterwave regime, namely the implementation of electronic frequency generation, conversion and amplification. The approach offers one viable and scalable route towards Terahertz wireless communication systems.
